Power reduction by aggressive synthesis design space explorationMatthew M. ZieglerGeorge D. Gristedeet al.2013ISLPED 2013
A pipeline architecture with 1-cycle timing error correction for low voltage operationsInsup ShinJae-Joon Kimet al.2013ISLPED 2013
Breaking the boundary for whole-system performance optimization of big dataYan LiKun Wanget al.2013ISLPED 2013
Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessorAlan J. DrakeMichael S. Floydet al.2013ISLPED 2013