Asymmetric-access aware optimization for STT-RAM caches with process variationsYi ZhouChao Zhanget al.2013GLSVLSI 2013