Conference paper
3-D thermal modeling of FinFET
R.V. Joshi, José A. Pascual-Gutiérrez, et al.
ESSDERC 2005
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
Conference paper
A 1.9 ns/6.3 W/256 Kb bipolar SRAM design
Kai-Yap Toh, C.T. Chuang, et al.
Bipolar Circuits and Technology Meeting 1990
J.B. Kuang, T.C. Buchholtz, et al.
ICICDT 2005
J.N. Burghartz, J. Warnock, et al.
Electronics Letters