Christophe R. Tretz, C.T. Chuang, et al.
International Journal of Electronics
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
Conference paper
Performance analysis of tapered gate in PD/SOI CMOS technology
W. Hwang, C.T. Chuang, et al.
VLSI-TSA 2001
T.C. Chen, E. Ganin, et al.
IEEE T-ED
Christophe R. Tretz, C.T. Chuang, et al.
IEEE International SOI Conference 1998