Conference paper
Very low voltage (VLV) design
Ramon Bertran, Pradip Bose, et al.
ICCD 2017
Paper
A 270ps 20mW 108-bit end-around carry adder for multiply-add fused floating point unit
Abstract
A power and area efficient 108-bit end-around carry adder is implemented using IBM 65nm SOI technology. The adder is used for a multiply-add fused (MAF) floating point unit. Careful balance of the adder structure and structure-aware layout techniques enabled this adder to have a latency of 270ps at power consumption of 20mW with 1V supply. © 2008 Springer Science+Business Media, LLC.
Related
Jing Li, Robert Montoye, et al.
VLSI Circuits 2013
Yiu-Hing Chan, Prabhakar Kudva, et al.
DAC 2003
James Warnock, Yuen Chan, et al.
IEEE Journal of Solid-State Circuits