Challenges in implementing high-speed, low-power ADCs in CMOS

Abstract

Challenges of CMOS ADC implementations for 100 Gb/s optical communication systems and beyond are highlighted. Limitations and opportunities of architectures and circuits are discussed based on a 56-90 GS/s 8 bit ADC in 32 nm SOI CMOS.