Conference paper
Multi-bit upsets in 65nm SOI SRAMs
Ethan H. Cannon, Michael S. Gordon, et al.
IRPS 2008
Paper
Design implications of single event transients in a commercial 45 nm SOI device technology
Abstract
This paper presents modeling and measurements of single event transients in a commercial 45 nm SOI device technology. SETs in clock circuits and pass gates can cause upsets in circuit structures hardened against single event upsets. © 2006 IEEE.
Related
Conference paper
Heavy ion testing at the galactic cosmic ray energy peak
Jonathan A. Pellish, Michael A. Xapsos, et al.
RADECS 2009
Conference paper
Hardness assurance testing for proton direct ionization effects
James R. Schwank, Marty R. Shaneyfelt, et al.
RADECS 2011
James R. Schwank, Marty R. Shaneyfelt, et al.
IEEE TNS