Design methodology for a large communication chip

Rolf Clauberg; Peter Buchmann; Andreas Herkersdorf; David J. Webb

doi:10.1109/54.867899

IEEE Design and Test of Computers

Paper

01 Jul 2000

Design methodology for a large communication chip

View publication

Abstract

Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.

Paper

Single-chip 622-Mb/s SDH/SONET framer, digital cross-connect and add/drop multiplexer solution

Conference paper

Catch it if you can: Real-time network anomaly detection with low false alarm rates

Paper

Performance evaluation of network processor architectures: Combining simulation with analytical estimation

Paper

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling

View all publications

Abstract

Related

Single-chip 622-Mb/s SDH/SONET framer, digital cross-connect and add/drop multiplexer solution

Catch it if you can: Real-time network anomaly detection with low false alarm rates

Performance evaluation of network processor architectures: Combining simulation with analytical estimation

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling