Conference paper
A 22 Gbit/s PAM-4 receiver in 90nm CMOS-SOI technology
Thomas Toifl, Christian Menolfi, et al.
VLSI Circuits 2005
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Rolf Clauberg
Journal of Applied Physics
Ronald Luijten, Dae Pham, et al.
ISSCC 2015
Thomas Toifl, Christian Menolfi, et al.
IEEE Journal of Solid-State Circuits