Design methodology for a large communication chip

Rolf Clauberg; Peter Buchmann; Andreas Herkersdorf; David J. Webb

doi:10.1109/54.867899

IEEE Design and Test of Computers

Paper

01 Jul 2000

Design methodology for a large communication chip

View publication

Abstract

Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.

Paper

A 2.6 mW/Gbps 12.5 Gbps RX with 8-Tap switched-capacitor DFE in 32 nm CMOS

Thomas Toifl, Christian Menolfi, et al.

IEEE Journal of Solid-State Circuits

Paper

Single-chip 622-Mb/s SDH/SONET framer, digital cross-connect and add/drop multiplexer solution

Peter H. Baechtold, Michael P. Beakes, et al.

IEEE Journal of Solid-State Circuits

Conference paper

Disaggregated FPGAs: network performance comparison against bare-metal servers, virtual machines and linux containers

Jagath Weerasinghe, Francois Abel, et al.

CloudCom 2016

Conference paper

Enabling FPGAs in hyperscale data centers

Jagath Weerasinghe, Francois Abel, et al.

UIC-ATC-ScalCom-CBDCom-IoP 2015

View all publications

Abstract

Related

A 2.6 mW/Gbps 12.5 Gbps RX with 8-Tap switched-capacitor DFE in 32 nm CMOS

Single-chip 622-Mb/s SDH/SONET framer, digital cross-connect and add/drop multiplexer solution

Disaggregated FPGAs: network performance comparison against bare-metal servers, virtual machines and linux containers

Enabling FPGAs in hyperscale data centers