John F. Bulzacchelli, Christian Menolfi, et al.
IEEE JSSC
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Conference paper
Arbitration of many thousand flows at 100G and beyond
Nikolaos Chrysos, Fredy Neeser, et al.
INA-OCMC 2013
Toke M. Andersen, Florian Krismer, et al.
APEC 2013
Peter H. Baechtold, Michael P. Beakes, et al.
IEEE Journal of Solid-State Circuits