Thomas Toifl, Christian Menolfi, et al.
IEEE Journal of Solid-State Circuits
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Heinz Jaeckel, Gian-Luca Bona, et al.
IEEE JQE
Toke M. Andersen, Florian Krismer, et al.
APEC 2014
Peter H. Baechtold, Michael P. Beakes, et al.
IEEE Journal of Solid-State Circuits