William G. Van der Sluys, Alfred P. Sattelberger, et al.
Polyhedron
The design and packaging of integrated circuits requires the calculation of capacitances for three-dimensional conductors located on parallel planes. An integral-equation (IE) computer-solution technique is presented, which provides accurate results. The solution technique minimizes computer storage requirements while maintaining calculating efficiency without excessive computation times. Copyright © 1973 by The Institute of Electrical and Electronics Engineers, Inc.
William G. Van der Sluys, Alfred P. Sattelberger, et al.
Polyhedron
Min Yang, Jeremy Schaub, et al.
Technical Digest-International Electron Devices Meeting
Thomas H. Baum, Carl E. Larson, et al.
Journal of Organometallic Chemistry
S. Cohen, J.C. Liu, et al.
MRS Spring Meeting 1999