Gate capacitance optimization for arrays of carbon nanotube field-effect transistors

In this paper, three different gate electrode configurations of CNFETs are studied by calculating the capacitance per tube of carbon nanotube arrays. We then show, that an optimal design point can be found a practical configuration.