Wes Felter, Karthick Rajamani, et al.
ICS 2005
The past few years have witnessed high-end processors with increasing numbers of cores and larger dies. With limited instruction-level parallelism, chip power constraints, and technology-scaling limitations, designers have embraced multiple cores rather than single-core performance scaling to improve chip throughput. This article examines whether this approach is sustainable by scaling from a state-of-the-art big-chip design point using analytical models. © 2006 IEEE.
Wes Felter, Karthick Rajamani, et al.
ICS 2005
Michael Floyd, Malcolm Ware, et al.
IBM J. Res. Dev
Suparna Bhattacharya, Karthick Rajamani, et al.
SOSP 2011
Wei Huang, Charles Lefurgy, et al.
MICRO 2012