Qi Zhenyu, Matthew Ziegler, et al.
ISQED 2007
The past few years have witnessed high-end processors with increasing numbers of cores and larger dies. With limited instruction-level parallelism, chip power constraints, and technology-scaling limitations, designers have embraced multiple cores rather than single-core performance scaling to improve chip throughput. This article examines whether this approach is sustainable by scaling from a state-of-the-art big-chip design point using analytical models. © 2006 IEEE.
Qi Zhenyu, Matthew Ziegler, et al.
ISQED 2007
Suparna Bhattacharya, Karthick Rajamani, et al.
SIGMETRICS/IFIP 2012
Bishop Brock, Frank Liu, et al.
WHPCF 2015
James L. Peterson, Patrick J. Bohrer, et al.
IBM J. Res. Dev