Ophir Friedler, Wisam Kadry, et al.
DATE 2014
Paper
Test Generation Methods for Utilization Improvement of Hardware-Accelerated Simulation Platforms
Abstract
Editor's note: Hardware-accelerated simulation platforms can significantly reduce the validation time. This article presents an off-platform test generation method and it compares and contrasts it against the on-platform alternative for two state-of-the-art multicore processor designs.
Related
Wisam Kadry, Dimtry Krestyashyn, et al.
DATE 2015
Michael Moreinis, Arkadiy Morgenshtein, et al.
IEEE Transactions on VLSI Systems
Conference paper
Verification of transactional memory in POWER8
Allon Adir, Dave Goodman, et al.
DAC 2014