The Wire-Limited Logic Chip

Robert W. Keyes

doi:10.1109/JSSC.1982.1051887

IEEE Journal of Solid-State Circuits

Paper

01 Jan 1982

The Wire-Limited Logic Chip

View publication

Abstract

Highly integrated complex logic chips contain large amounts of wiring. Characteristics of a chip that is physically dominated by wires are examined. Copyright © 1983 by the Institute of Electrical and Electronics Engineers, Inc.

Paper

Device Implications of the Electronic Effect in the Elastic Constants of Silicon

Robert W. Keyes

IEEE Transactions on Sonics and Ultrasonics

Paper

Physical Limits in Digital Electronics

Robert W. Keyes

Proceedings of the IEEE

Paper

Electronic effect on the debye temperature of N-type silicon

Robert W. Keyes, Nobuyoshi Kobayashi

Solid State Communications

Paper

Special Correspondence Effect of Randomness in the Distribution of Impurity Ions on FET Thresholds in Integrated Electronics

Robert W. Keyes

IEEE JSSC

View all publications

Abstract

Related

Device Implications of the Electronic Effect in the Elastic Constants of Silicon

Physical Limits in Digital Electronics

Electronic effect on the debye temperature of N-type silicon

Special Correspondence Effect of Randomness in the Distribution of Impurity Ions on FET Thresholds in Integrated Electronics