Conference paperVertical integration after stacking (ViaS) process for low-cost and low-stress 3D silicon integration