Integrated dual SPE processes with low contact resistivity for future CMOS technologies
- Heng Wu
- Soon-Cheon Seo
- et al.
- 2017
- IEDM 2017
Publications
Date
Featured collections
Popular topics
17 results for Fee Li Lie
SiGe FinFET for practical logic libraries by mitigating local layout effect
- G. Tsutsui
- Huimei Zhou
- et al.
- 2017
- VLSI Technology 2017
A 7nm FinFET technology featuring EUV patterning and dual strained high mobility channels
- Ruilong Xie
- Pietro Montanini
- et al.
- 2016
- IEDM 2016
Technology viable DC performance elements for Si/SiGe channel CMOS FinFTT
- G. Tsutsui
- Ruqiang Bao
- et al.
- 2016
- IEDM 2016
FINFET technology featuring high mobility SiGe channel for 10nm and beyond
- Dechao Guo
- G. Karve
- et al.
- 2016
- VLSI Technology 2016
DSA patterning options for FinFET formation at 7nm node
- Chi Chun Liu
- Elliott Franke
- et al.
- 2016
- SPIE Advanced Lithography 2016
Fin formation using graphoepitaxy DSA for FinFET device fabrication
- Chi Chun Liu
- Fee Li Lie
- et al.
- 2015
- SPIE Advanced Lithography 2015