Novel high-density low-power logic circuit techniques using DG devices
- Meng-Hsueh Chiang
- Keunwoo Kim
- et al.
- 2005
- IEEE Transactions on Electron Devices
Publications
Date
Featured collections
Popular topics
136 results for C.T. Chuang
Off-state current and performance analysis for double-gate CMOS with non-self-aligned back gate
- Keunwoo Kim
- Hussein I. Hanafi
- et al.
- 2005
- IEEE Transactions on Electron Devices
Leakage power analysis of 25-nm double-gate CMOS devices and circuits
- Keunwoo Kim
- Koushik K. Das
- et al.
- 2005
- IEEE Transactions on Electron Devices
Novel high-density low-power high-performance double-gate logic techniques
- Meng-Hsueh Chiang
- Keunwoo Kim
- et al.
- 2004
- IEEE International SOI Conference 2004
Analysis and design of digital CMOS circuits in hybrid SOI-epitaxial technology with different crystal orientations
- Koushik K. Das
- Shih-Hsien Lo
- et al.
- 2004
- IEEE International SOI Conference 2004
Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell
- Rajiv V. Joshi
- Saibal Mukhopadhyay
- et al.
- 2004
- ESSCIRC 2004
FinFET SRAM for high-performance low-power applications
- Rajiv V. Joshi
- Richard Q. Williams
- et al.
- 2004
- ESSDERC/ESSCIRC 2004
A floating-body charge monitoring technique for partially depleted SOI technology
- J.B. Kuang
- M.J. Saccamango
- et al.
- 2004
- International Journal of Electronics
A novel technique for steady state analysis for VLSI circuits in partially depleted SOI
- R.V. Joshi
- K. Kroell
- et al.
- 2004
- VLSID/Embedded 2004
Compact modeling methodology of strained-Si channel-on-insulator (SSOI) MOSFETs
- Keunwoo Kim
- Ching-Te Chuang
- et al.
- 2004
- International Journal of Electronics