Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologiesM. HorstmannA. Weiet al.2005IEDM 2005
High performance 65 nm SOI technology with enhanced transistor strain and advanced-low-K BEOLW.-H. LeeA. Waiteet al.2005IEDM 2005
New failure mechanism during high temperature storage testing and its application on SIV risk evaluationO. AubelW. Yaoet al.2009IIRW 2009
Implementation of robust nickel alloy salicide process for high-performance 65nm SOI CMOS manufacturingJay StraneDavid Brownet al.2007VLSI-TSA 2007
The evolution of barrier properties during reliability testing of Cu interconnectsM.A. MeyerO. Aubelet al.2008International Workshop on Stress-Induced Phenomena in Metallization 2008
Extensive investigations of temperature influence on barrier integrity during reliability testingO. AubelM.A. Meyeret al.2008Microelectronic Engineering