A 45nm low power bulk technology featuring carbon co-implantation and laser anneal on 45°-rotated substrateJ. YuanV. Chanet al.2008ICSICT 2008
High performance transistors featured in an aggressively scaled 45nm bulk CMOS technologyZ. LuoN. Rovedoet al.2007VLSI Technology 2007
0.25 μm CMOS SOI technology and its application to 4 Mb SRAMD. SchepisF. Assaderaghiet al.1997IEDM 1997