Publications

3 results for Ryan Freese

A 1 MB cache subsystem prototype with 1.8 ns embedded DRAMs in 45 nm SOI CMOS
- - Peter J. Klim
  - John Barth
  - et al.
- 2009
- IEEE Journal of Solid-State Circuits
A one MB cache subsystem prototype with 2GHz embedded DRAMs in 45nm SOI CMOS
- - Peter Klim
  - John Barth
  - et al.
- 2008
- VLSI Circuits 2008
A low power and high performance SOI SRAM circuit design with improved cell stability
- - R.V. Joshi
  - Y. Chan
  - et al.
- 2006
- IEEE SOI 2006