Latch design techniques for mitigating single event upsets in 65 nm SOI device technologyA.J. KleinOsowskiEthan H. Cannonet al.2007IEEE TNS
