Paul Solomon, Brian A. Bryce, et al.
Nano Letters
Paper
Latch design techniques for mitigating single event upsets in 65 nm SOI device technology
Abstract
This paper describes techniques for mitigating single event upsets in master-slave flip-flop latches in 65 nm SOI device technology. Techniques are explained, modeled, and measured with hardware experiments. © 2007 IEEE.
Related
Michael S. Gordon, Ken Rodbell, et al.
Semiconductor Science and Technology
Ethan H. Cannon, A.J. KleinOsowski, et al.
IEEE T-DMR
Kenneth P. Rodbell, David F. Heidel, et al.
IEEE TNS