Brendan D. McNally, Stuart Coleman, et al.
Nucl. Instrum. Methods Phys. Res
Paper
Latch design techniques for mitigating single event upsets in 65 nm SOI device technology
Abstract
This paper describes techniques for mitigating single event upsets in master-slave flip-flop latches in 65 nm SOI device technology. Techniques are explained, modeled, and measured with hardware experiments. © 2007 IEEE.
Related
Conference paper
Multi-bit upsets in 65nm SOI SRAMs
Ethan H. Cannon, Michael S. Gordon, et al.
IRPS 2008
Michael S. Gordon, Ken Rodbell, et al.
IEEE TNS
Kenneth P. Rodbell, David F. Heidel, et al.
IEEE TNS