Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generationH.-S. WongDavid J. Frankset al.1998IEDM 1998