A 6+ GHz 128KB Multi-Port L1 Cache using Ground Rule Clean 10T Bitcells in 5nm TechnologyRajiv JoshiJohn Daviset al.2025VLSI Technology and Circuits 2025
