Contact Cavity Shaping and Selective SiGe:B Low-Temperature Epitaxy Process Solution for sub 10-9 Ω.cm2 Contact Resistivity in Nonplanar FETsN. BreilB.-C. Leeet al.2023VLSI Technology 2023
Gate-Last IO Transistors based on Stacked Gate-All-Around Nanosheet Architecture for Advanced Logic TechnologiesM. BhuiyanM. Kimet al.2021IEDM 2021
Advanced Arsenic Doped Epitaxial Growth for Source Drain Extension Formation in Scaled FinFET DevicesShogo MochizukiB. Colombeauet al.2018IEDM 2018
Structural and Electrical Demonstration of SiGe Cladded Channel for PMOS Stacked Nanosheet Gate-All-Around DevicesShogo MochizukiB. Colombeauet al.2020VLSI Technology 2020