Hardware Based Performance Assessment of Vertical-Transport Nanosheet TechnologyGen TsutsuiSeunghyun Songet al.2022IEDM 2022
EUV patterned gate variation reduction in next generation transistor architecturesGopal KenathMartin Burkhardtet al.2024SPIE Advanced Lithography + Patterning 2024
Vertical-Transport Nanosheet Technology for Scaling beyond the Lateral-Transport Devices CMOS EraHemanth JagannathanSusan Fanet al.2023SSDM 2023