Fully Encapsulated Fine Pitch Dual Damascene Organic RDL With Low Dk Df Photosensitive Polyimide and its ReliabilityMinhua LuJoyce Liuet al.2025ECTC 2025
Process Challenges in Fully Aligned Via Integration for sub 32 nm Pitch BEOLBenjamin D. BriggsC.B. Pcethalaet al.2018IITC 2018
Fully aligned via integration for extendibility of interconnects to beyond the 7 nm nodeBenjamin D. BriggsC.B. Peethalaet al.2017IEDM 2017
TiN metal hard mask removal with selectivity to tungsten and TiN linerS. LippyL. Chenet al.2013ECS Transactions
A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-k/metal gate CMOS technologyU. KwonK. Wonget al.2012VLSI Technology 2012
CoWP metal caps for reliable 32 nm 1X Cu interconnects in porous ULK (k=2.4)E. HuangM. Ohet al.2009ADMETA 2009