Fully subtractive Ru Topvia interconnects with minimum 9 nm-space airgap for RC performance and reliability enhancement as post-Cu interconnectsKoichi MotoyamaJaemyung Choiet al.2024IEDM 2024
Monolithic Stacked FET with Stepped Channels for Future Logic TechnologiesChen ZhangSeungmin Songet al.2024IEDM 2024
Backside power distribution for nanosheet technologies beyond 2nmRuilong XieWonhyuk Honget al.2024VLSI Technology and Circuits 2024
Vertical-Transport Nanosheet Technology for Scaling beyond the Lateral-Transport Devices CMOS EraHemanth JagannathanSusan Fanet al.2023SSDM 2023
Hardware Based Performance Assessment of Vertical-Transport Nanosheet TechnologyGen TsutsuiSeunghyun Songet al.2022IEDM 2022