Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFETN. LoubetT.B. Hooket al.2017VLSI Technology 2017
SiGe FinFET for practical logic libraries by mitigating local layout effectG. TsutsuiHuimei Zhouet al.2017VLSI Technology 2017
Technology viable DC performance elements for Si/SiGe channel CMOS FinFTTG. TsutsuiRuqiang Baoet al.2016IEDM 2016
A 7nm FinFET technology featuring EUV patterning and dual strained high mobility channelsRuilong XiePietro Montaniniet al.2016IEDM 2016