Low-k/copper integration scheme suitable for ULSI manufacturing from 90nm to 45nm nodesT. NogamiS. Laneet al.2005Optics East 2005
High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cellE. LeobandungH. Nayakamaet al.2005VLSI Technology 2005