A 500MHz random cycle 1.5ns-latency, SOI embedded DRAM macro featuring a 3T micro sense amplifierJohn BarthWilliam Reohret al.2007ISSCC 2007
A new look at exploiting data parallelism in embedded systemsHillery C. HunterJaime H. Moreno2003CASES 2003
An innovative low-power high-performance programmable signal processor for digital communicationsJaime H. MorenoVictor Zyubanet al.2003IBM J. Res. Dev