Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems
- Janani Mukundan
- Hillery Hunter
- et al.
- 2013
- ISCA 2013
Publications
Date
Featured collections
Popular topics
13 results for Hillery C. Hunter
Elastic refresh: Techniques to mitigate refresh penalties in high density memory
- Jeffrey Stuechelixz
- Dimitris Kaseridis
- et al.
- 2010
- MICRO 2010
The Virtual Write Queue: Coordinating DRAM and last-level cache policies
- Jeffrey Stuecheli
- Dimitris Kaseridis
- et al.
- 2010
- ISCA 2010
A 500MHz random cycle 1.5ns-latency, SOI embedded DRAM macro featuring a 3T micro sense amplifier
- John Barth
- William Reohr
- et al.
- 2007
- ISSCC 2007
A one MB cache subsystem prototype with 2GHz embedded DRAMs in 45nm SOI CMOS
- Peter Klim
- John Barth
- et al.
- 2008
- VLSI Circuits 2008
A new look at exploiting data parallelism in embedded systems
- Hillery C. Hunter
- Jaime H. Moreno
- 2003
- CASES 2003
Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem
- Saravanan Sethuraman
- Venkata Kalyan Tavva
- et al.
- 2020
- IEEE TCADIS
BlueConnect: Decomposing all-reduce for deep learning on heterogeneous network hierarchy
- M. Cho
- Ulrich Finkler
- et al.
- 2019
- IBM J. Res. Dev
Coordinating DRAM and last-level-cache policies with the virtual write queue
- Jeffrey Stuecheli
- Dimitris Kaseridis
- et al.
- 2011
- IEEE Micro
Hardware-compiler co-design for adjustable data power savings
- Hillery C. Hunter
- Erik M. Nystrom
- et al.
- 2009
- Microprocessors and Microsystems