NanoStack Transistor Architecture for CMOS 7A Node and BeyondS. RebohC. Zhanget al.2025VLSI Technology and Circuits 2025
A Perspective on Interconnect Scaling Challenges in the NanoStack Transistor Era AP/DFM: Advanced Patterning/Design for Manufacturing (Design-Technology Co-Optimization)Nicholas A. LanzilloShahrukh Khanet al.2025ASMC 2025
Topological semimetal interface resistivity scaling for vertical interconnect applicationsNicholas A. LanzilloUtkarsh Bajpaiet al.2024Applied Physics Letters
Unconventional resistivity scaling in topological semimetal CoSiShang-Wei LienIon Garateet al.2023npj Quantum Materials
Size-Dependent Grain-Boundary Scattering in Topological SemimetalsNicholas A. LanzilloUtkarsh Bajpaiet al.2022Physical Review Applied
Topological semimetals for scaled back-end-of-line interconnect beyond CuChing-Tzu ChenUtkarsh Bajpaiet al.2020IEDM 2020