A manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications
- S. Krishnan
- U. Kwon
- et al.
- 2011
- IEDM 2011
Publications
Date
Featured collections
Popular topics
19 results for Michael Hargrove
Gate length scaling and high drive currents enabled for high performance SOI technology using high-κ/metal gate
- K. Henson
- H. Bu
- et al.
- 2008
- IEDM 2008
High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography
- S. Narasimha
- K. Onishi
- et al.
- 2006
- IEDM 2006
High-performance sub-0.08 μm CMOS with dual gate oxide and 9.7 ps inverter delay
- M. Hargrove
- S.W. Crowder
- et al.
- 1998
- IEDM 1998
Electrical characteristics and reliability of sub-3 nm gate oxides grown on nitrogen implanted silicon substrates
- L.K. Han
- S.W. Crowder
- et al.
- 1997
- IEDM 1997
Low-voltage transient bipolar effect induced by dynamic floating-body charging in scaled PD/SOI MOSFET's
- Mario M. Pelella
- Jerry G. Fossum
- et al.
- 1996
- IEEE Electron Device Letters
Combined C-V/I-V front-end-of-line measurement
- Stas Polonsky
- Simeon Realov
- et al.
- 2012
- ICMTS 2012
High-performance high-κ/metal gates for 45nm CMOS and beyond with gate-first processing
- M. Chudzik
- B. Doris
- et al.
- 2007
- VLSI Technology 2007
Strained Si NMOSFETs for high performance CMOS technology
- K. Rim
- S.J. Koester
- et al.
- 2001
- VLSI Technology 2001
High performance 0.13 μm SOI CMOS technology with Cu interconnects and low-k BEOL dielectric
- P. Smeys
- V. McGahay
- et al.
- 2000
- VLSI Technology 2000