Chip-level power-performance optimization through thermally-driven across-chip variation (ACV) reductionX. YuOleg Gluschenkovet al.2011IEDM 2011
A 45 nm CMOS node Cu/low-k/ ULtra low-k PECVD SiCOH (k=2.4) BEOL technologyS. SankaranS. Araiet al.2006IEDM 2006
Reduction of RTA-driven intra-die variation via model-based layout optimizationJ.C. ScottO. Gluschenkovet al.2009VLSI Technology 2009