A robust reliability methodology for accurately predicting Bias Temperature Instability induced circuit performance degradation in HKMG CMOS
- D.P. Ioannou
- K. Zhao
- et al.
- 2011
- IRPS 2011
Publications
Date
Featured collections
Popular topics
20 results for K. Das
Yield estimation of SRAM circuits using "Virtual SRAM Fab"
- Aditya Bansal
- Rama N. Singh
- et al.
- 2009
- ICCAD 2009
Variability and power management in sub-100nm SOI technology for reliable high performance systems
- Koushik Das
- Kerry Bernstein
- et al.
- 2008
- IEEE International SOI Conference 2008
CMOS latch metastability characterization at the 65-nm-technology node
- Manjul Bhushan
- Mark B. Ketchen
- et al.
- 2008
- ICMTS 2008
Ultra-low leakage MTCMOS circuits with regular-Vt long channel stacked footers for deep sub-100 nm technologies
- Koushik K. Das
- Ching-Te Chuang
- 2008
- VLSI-DAT 2008
Novel high-density data-retention power gating structure using a four-terminal double-gate device
- Keunwoo Kim
- Koushik K. Das
- et al.
- 2007
- VLSI-DAT 2007
Power-gating schemes for Ultra-Thin SOI (UTSOI) circuits in hybrid SOI-epitaxial CMOS structures
- Shih-Hsien Lo
- Koushik K. Das
- et al.
- 2007
- VLSI-DAT 2007
VDD scaling for FinFET logic and memory circuits: The impact of process variations and SRAM stability
- C.-H. Lin
- K. Das
- et al.
- 2006
- VLSI-TSA 2006
High performance MTCMOS technique for leakage reduction in hybrid SOI-epitaxial technologies with enhanced-mobility PFET header
- Koushik K. Das
- Shih-Hsien Lo
- et al.
- 2006
- VLSID/Embedded 2006
Analysis and design of digital CMOS circuits in hybrid SOI-epitaxial technology with different crystal orientations
- Koushik K. Das
- Shih-Hsien Lo
- et al.
- 2004
- IEEE International SOI Conference 2004