High performance UTBB FDSOI devices featuring 20nm gate length for 14nm node and beyondQ. LiuM. Vinetet al.2013IEDM 2013
Assessment of fully-depleted planar CMOS for low power complex circuit operationZhibin RenS. Mehtaet al.2011IEDM 2011
ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cellKangguo ChengA. Khakifiroozet al.2011VLSI Technology 2011
ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cellKangguo ChengA. Khakifiroozet al.2011VLSI Circuits 2011
Impact of back bias on ultra-thin body and BOX (UTBB) devicesQ. LiuFrederic Monsieuret al.2011VLSI Technology 2011
Ultra-thin Body and BOX (UTBB) device for aggressive scaling of CMOS technologyQ. LiuA. Yagishitaet al.2011CSTIC 2011