A 12-Gb/s 11-mW half-rate sampled 5-tap decision feedback equalizer with current-integrating summers in 45-nm SOI CMOS technologyTimothy O. DicksonJohn F. Bulzacchelliet al.2008VLSI Circuits 2008
A one MB cache subsystem prototype with 2GHz embedded DRAMs in 45nm SOI CMOSPeter KlimJohn Barthet al.2008VLSI Circuits 2008