Repeater Insertion combined with LGR methodology for on-chip interconnect timing optimizationMichael MoreinisArkadiy Morgenshteinet al.2004ICECS 2004
Design and modelling of network on chip interconnects using transmission linesAnastasia BargerDavid Gorenet al.2004ICECS 2004