Two-level metal fully planarized interconnect structure implemented on a 64 kb CMOS SRAMD. MoyM. Schadtet al.1989VMIC 1989
Low-resistance submicron CVD W interlevel via plugs on Al-Cu-SiR.V. JoshiS.B. Brodskyet al.1989VMIC 1989