Gate movement for timing improvement on row based Dual-VDD designs
- Hua Xiang
- Lakshmi Reddy
- et al.
- 2016
- ISQED 2016
Publications
Date
Featured collections
Popular topics
2 results at ISQED 2016
Efficient analog circuit optimization using sparse regression and error margining
- Mohamed Baker Alawieh
- Fa Wang
- et al.
- 2016
- ISQED 2016