A 3.2GS/s 4.55b ENOB two-step subranging ADC in 45nm SOI CMOSJean-Olivier PlouchartMihai Sanduleanuet al.2012CICC 2012
A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOSJean-Olivier PlouchartMark A. Ferrisset al.2012CICC 2012