A shorted global clock design for multi-GHz 3D stacked chips
Liang-Teck Pang, Phillip J. Restle, et al.
VLSI Circuits 2012
The Isolated Preset Architecture (IPA) improves retention characteristics by implementing a weak read '1' Isolation scheme, allowing a lower stored '1' level to be sensed. The architecture also reduces sub-array area by 15% and bit-line activation power by 2x compared to previous design, without impacting performance. The architecture was implemented in IBM's 32nm High-K/Metal SOI embedded DRAM technology. Hardware results confirm 1.8ns random cycle and 2x improved retention characteristic with optimized Analog reference tuning. © 2012 IEEE.
Liang-Teck Pang, Phillip J. Restle, et al.
VLSI Circuits 2012
Peter J. Klim, John Barth, et al.
IEEE Journal of Solid-State Circuits
Peter Klim, John Barth, et al.
VLSI Circuits 2008
Nauman Z. Butt, Kevin McStay, et al.
IEDM 2010