Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

Keith A. Jenkins; James P. Eckhardt

doi:10.1109/54.844337

IEEE Design and Test of Computers

Paper

01 Apr 2000

Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops

View publication

Abstract

Excessive "jitter," caused primarily by power supply noise, can detract from the advantages of phase-locked loops. Moreover, in a multichip system, the accumulated phase error must be measured - not just the jitter.

Conference paper

Circuit to measure high speed pulse I-V characteristics with only DC I/O's

Mark B. Ketchen, Manjul Bhushan, et al.

IEEE International SOI Conference 2005

Conference paper

RF performance of short channel graphene field-effect transistor

Yanqing Wu, Yu-Ming Lin, et al.

IEDM 2010

Paper

The clock distribution of the Power4 microprocessor

Phillip J. Restle, Craig A. Carter, et al.

Digest of Technical Papers-IEEE International Solid-State Circuits Conference

Conference paper

Effect of HCI degradation on the variability of MOSFETS

C. Zhou, Keith A. Jenkins, et al.

IRPS 2018

View all publications

Abstract

Related

Circuit to measure high speed pulse I-V characteristics with only DC I/O's

RF performance of short channel graphene field-effect transistor

The clock distribution of the Power4 microprocessor

Effect of HCI degradation on the variability of MOSFETS