Rajiv V. Joshi, Keunwoo Kim, et al.
IEEE Transactions on VLSI Systems
Compact physics/process-based model for threshold voltage in double-gate devices is presented. Predominant short-channel effects for double-gate devices, which are drain-induced barrier lowering (DIBL) and short-channel-induced barrier lowering (SCIBL), are physically analysed and modeled to be applicable to SPICE-compatible circuit simulators. The short-channel models are also developed for bulk-Si device and compared to those of double-gate devices. The validity and predictability of the models are demonstrated and confirmed by numerical device simulation results for extremely scaled Leff=25 nm double-gate devices and bulk-Si device.
Rajiv V. Joshi, Keunwoo Kim, et al.
IEEE Transactions on VLSI Systems
Yi-Bo Liao, Meng-Hsueh Chiang, et al.
Microelectronics Journal
Jie Deng, Keunwoo Kim, et al.
ISQED 2007
Chun-Yu Chen, Yi-Bo Liao, et al.
IEEE International SOI Conference 2009