High performance 65 nm SOI technology with enhanced transistor strain and advanced-low-K BEOLW.-H. LeeA. Waiteet al.2005IEDM 2005
RTA-driven intra-die variations in stage delay, and parametric sensitivities for 65nm technologyI. AhsanN. Zamdmeret al.2006VLSI Technology 2006
Optimizing history effects in 65nm PD-SOI CMOSQ. LiangT. Kawamuraet al.2006IEEE International SOI Conference 2006
High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cellE. LeobandungH. Nayakamaet al.2005VLSI Technology 2005