The design and implementation of a first-generation CELL ProcessorD.C. PhamS. Asanoet al.2005ISSCC 2005
The design and implementation of a first-generation CELL processorD.C. PhamS. Asanoet al.2005ISSCC 2005
Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processorDac PhamHans-Werner Andersonet al.2006ASP-DAC 2006
The design methodology and implementation of a first-generation CELL processor: A multi-core SoCD.C. PhamE. Behnenet al.2005CICC 2005
The design and implementation of a first-generation CELL processor - A multi-core SoCD.C. PhamS. Asanoet al.2005ICICDT 2005
A resonant global clock distribution for the cell broadband engine processorSteven C. ChanPhillip J. Restleet al.2009IEEE Journal of Solid-State Circuits
Overview of the architecture, circuit design, and physical implementation of a first-generation cell processorD.C. PhamT. Aipperspachet al.2006IEEE Journal of Solid-State Circuits
The circuit and physical design of the POWER4 microprocessorJ. WarnockJ. Keatyet al.2002IBM J. Res. Dev