Voltage ramp stress based stress-and-sense test method for reliability characterization of Hf-base high-k/metal gate stacks for CMOS technologies
- E. Cartier
- Andreas Kerber
- et al.
- 2011
- ECS Meeting 2011
Publications
Date
Featured collections
Popular topics
96 results for Barry P. Linder
PBTI/NBTI monitoring ring oscillator circuits with on-chip Vt characterization and high frequency AC stress capability
- Jae-Joon Kim
- Rahul M. Rao
- et al.
- 2011
- VLSI Circuits 2011
Impact of back bias on ultra-thin body and BOX (UTBB) devices
- Q. Liu
- Frederic Monsieur
- et al.
- 2011
- VLSI Technology 2011
PBTI under dynamic stress: From a single defect point of view
- K. Zhao
- J.H. Stathis
- et al.
- 2011
- IRPS 2011
Post-breakdown statistics and acceleration characteristics in high-K dielectric stacks
- Ernest Wu
- Jordi Sune
- et al.
- 2011
- IRPS 2011
Reliability monitoring ring oscillator structures for isolated/combined NBTI and PBTI measurement in high-k metal gate technologies
- Jae-Joon Kim
- Barry P. Linder
- et al.
- 2011
- IRPS 2011
A robust reliability methodology for accurately predicting Bias Temperature Instability induced circuit performance degradation in HKMG CMOS
- D.P. Ioannou
- K. Zhao
- et al.
- 2011
- IRPS 2011
Materials and electrical characterization of physical vapor deposited Lax Lu1-x Oinf3 thin films on 300 mm silicon
- L.F. Edge
- T. Vo
- et al.
- 2011
- Applied Physics Letters
Methodology of ALD HfO2 high-κ gate dielectric optimization by cyclic depositions and anneals
- H. Jagannathan
- Robert D. Clark
- et al.
- 2010
- ECS Transactions
Impact of instrumental current scatter on fast Bias Temperature Instability testing
- A. Kerber
- K. Zhao
- et al.
- 2009
- IIRW 2009