Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologiesM. HorstmannA. Weiet al.2005IEDM 2005
Preparation of 200 mm silicon substrates with metal ground-plane for double-gate SOI devicesL.J. HuangK.K. Chanet al.2000IEEE International SOI Conference 2000
Interface studies of tungsten gate metal-oxide-silicon capacitorsHuiling ShangMarvin H. Whiteet al.2001Applied Physics Letters