A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP)B. DavariC. Koburgeret al.1989IEDM 1989
Variable-size shallow trench isolation (STI) technology with diffused sidewall doping for submicron CMOSB. DavariC. Koburgeret al.1988IEDM 1988
High performance of planar double gate MOSFETs with thin backgate dielectricsE.C. JonesM. Ieonget al.2001DRC 2001