Solution for PCM and OTS intermixing on cross-point phase change memoryW. ChienLynne Gignacet al.2019IMW 2019
Superb endurance and appropriate Vth of PCM pillar cell using buffer layer for 3D cross-point memoryN. GangW. Chienet al.2019IMW 2019
High endurance self-heating OTS-PCM pillar cell for 3D stackable memoryC. YehW. Chienet al.2018VLSI Technology 2018
A Double-Data-Rate 2 (DDR2) Interface Phase-Change Memory with 533MB/s Read-Write Data Rate and 37.5ns Access Latency for Memory-Type Storage Class Memory ApplicationsH. LungC. Milleret al.2016IMW 2016
A novel self-converging write scheme for 2-bits/cell phase change memory for Storage Class Memory (SCM) applicationW. ChienYung-Han Hoet al.2015VLSI Technology 2015