(110) Channel, SiON gate-dielectric PMOS with record high Ion=1 mA/μm through channel stress and source drain external resistance (R ext) engineeringB. YangA. Waiteet al.2007IEDM 2007
Improving the power-performance of multicore processors through optimization of lithography and thermal processingA. GaborT.A. Brunneret al.2007SPIE Advanced Lithography 2007
Novel enhanced stressor with graded embedded SiGe source/drain for high performance CMOS devicesJ.-P. HanH. Utomoet al.2006IEDM 2006
RTA-driven intra-die variations in stage delay, and parametric sensitivities for 65nm technologyI. AhsanN. Zamdmeret al.2006VLSI Technology 2006
Investigation of CMOS devices with embedded SiGe source/drain on hybrid orientation substratesQiqing OuyangMin Yanget al.2005VLSI Technology 2005
Body voltage and history effect sensitivity to key device parameters in 90nm PD-SOIS. KawanakaM.B. Ketchenet al.2004IEEE International SOI Conference 2004